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Continuous Operation of Radial Multi-terminal 
HVDC Systems under DC Fault  
 
Rui Li, Lie Xu, Senior Member, IEEE, Derrick Holliday, Frederick Page, Stephen J. Finney, and Barry W. Williams 
Abstract ² For a large multi-terminal HVDC system, it is 
important that a DC fault on a single branch does not 
cause significant disturbance to the operation of the 
healthy parts of the DC network. Some DC circuit 
breakers (DCCBs), e.g. mechanical type, have low cost and 
power loss, but have been considered unsuitable for DC 
fault protection and isolation in a multi-terminal HVDC 
system due to their long opening time. This paper proposes 
the use of additional DC passive components and novel 
converter control combined with mechanical DCCBs to 
ensure that the healthy DC network can continue to 
operate without disruption during a DC fault on one DC 
branch. Two circuit structures, using an additional DC 
reactor, and a reactor and capacitor combination, 
connected to the DC-link node in a radial HVDC system 
are proposed to ensure over-current risk at the converters 
connected to the healthy network is minimized before the 
isolation of the faulty branch by mechanical DCCBs. 
Active control of DC fault current by dynamically 
regulating the DC components of the converter arm 
voltages is proposed to further reduce the fault arm 
current. Simulation of a radial three-terminal HVDC 
system demonstrates the effectiveness of the proposed 
method.  
 
Index Terms²Continuous operation, DC fault, HVDC 
transmission, modular multilevel converter (MMC). 
I.  INTRODUCTION 
ignificant challenges to the development of multi-terminal 
HVDC transmission systems are protection during a DC 
fault and post-fault operation. In the event of a DC short 
circuit, high current flows through the freewheeling diodes in 
half-bridge (HB) modular multilevel converters (HB-MMCs), 
which are currently the preferred HVDC converter 
configuration, from the AC grid to the DC side. The low 
impedance of the short-circuit path leads to a steep rise in fault 
current which may cause serious damage to the converters or 
complete shutdown of the entire HVDC network [1-3].  
Traditionally, AC or DC circuit breakers (switches) are 
required to disconnect the HB-MMC from the AC grid or DC 
fault point. Due to the slow operation of the ACCBs, the 
freewheeling diodes in the converters must be rated for full 
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prospective short-circuit current during ACCB opening time, 
and the entire system will be shut down for a considerable time. 
The losses introduced by short-circuit currents expose the 
diodes to thermal stresses and are usually measured by the 
integral of the surge current I
2
t. ABB, Infineon and Dynex 
provide IGBT and the anti-parallel diode with 3.3kV voltage 
rating and their diode I
2
t are 911kA
2
s, 730kA
2
s and 720kA
2
s 
respectively [4]. Bypass elements, typically thyristors, are used 
to protect the freewheeling diodes of the HB sub-modules 
(SMs) in MMC [5-9]. However, prolonged system outage still 
occurs. 
In order to isolate the fault and protect the anti-parallel 
diodes in the faulty station, a handshaking approach is 
proposed in [10] to open the DC switches at both ends of the 
faulty branch. However, the DC switches on the healthy 
branches can potentially trip and the anti-parallel diodes have 
to withstand large fault currents due to the long opening time 
of DC switches. 
By using the clamp circuit proposed in [11], the fault 
currents flow through the SM capacitors and are suppressed to 
zero by the capacitor voltages. As a result, the anti-parallel 
diodes do not suffer any over-current or thermal stresses. 
However, the use of clamp circuit results in additional power 
losses and capital costs. 
DC circuit breakers (DCCBs) are usually categorized as 
mechanical, solid-state and hybrid DCCBs. The losses 
incurred in mechanical DCCBs are generally low and 
negligible compared to the power being transmitted. However 
conventional mechanical DCCBs are slower compared to other 
types and the converter semiconductors endure higher current 
stress during the response time [12, 13]. Interruption of 
remaining service can be avoided by connection of solid-state 
DCCBs at both ends of each cable and at converter station 
terminals, to give fast fault isolation [14]. However, this is at 
the expense of high capital cost and significant on-state 
operational power losses. Hybrid DCCBs have been proposed 
where a mechanical path serves as the main conduction path 
with minimal loss during normal operation, and a parallel 
connected solid-state breaker is used for DC fault isolation 
[15]. However, breaker footprint is relatively large and capital 
cost is high. 
Based on active controlled power electronic components, 
DC transformers [5] can isolate DC faults rapidly and 
contribute to DC voltage and power flow control. Such added 
functionalities, however, are achieved at the expense of very 
high capital cost and power loss, and a larger footprint.  
In addition to the previously described approaches to DC 
fault isolation, different MMC topologies, such as the full-
S 
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bridge (FB) SM based MMC [16], the alternate-arm multilevel 
converter [17], the clamped double SM based MMC [18], the 
cross-connected SM based MMC [19], and the hybrid MMC 
[20, 21], have been proposed. Each can block DC faults 
immediately by blocking all of the switching devices. However, 
all of these approaches require additional semiconductor 
devices in the conduction path, resulting in higher power loss 
and capital cost than the equivalent HB-MMC. In addition, 
these configurations can only prevent over-current in the 
converters themselves, and cannot isolate the fault from the 
healthy network in the HVDC system. DC switches are still 
required to disconnect the faulted branch so that the healthy 
parts of the network can be restarted: all converter stations 
must be shut down prior to fault isolation by the DC switches 
[18]. Consequently, solid-state or hybrid DCCBs are still 
required to quickly isolate the fault and avoid the shutdown of 
the entire system. 
DC-link capacitors in two-level voltage source converters 
(VSCs) can support the terminal voltages during a fault [22] 
though future systems are unlikely to use such configurations. 
Reactors can also be connected with fast acting DCCBs (e.g. 
solid-state or hybrid DCCBs) to limit the rate of rise of fault 
current and to decrease the fault current peak. However, all 
stations connected in the system are again blocked during the 
fault to avoid over-current, thereby causing the shutdown of 
the entire multi-terminal HVDC system.  
The main contribution of this paper is on the use of 
additional DC passive components and novel converter control 
combined with low cost, low power loss mechanical DCCBs to 
ensure that the healthy DC network can continue to operate 
without disruption during a DC fault on one DC branch in a 
radial multi-terminal HVDC system. The paper is organized as 
follows. Consideration of DC fault-tolerant operation is 
presented in Section II. Fault current behavior is analyzed and 
a novel converter control strategy for limiting the MMC 
converter DC fault current is proposed in Section III. In 
Section IV, protection arrangements to isolate the DC fault and 
delay fault propagation to the healthy branches are introduced. 
DC fault-tolerant operation with the proposed protection 
structures and the novel active control of DC fault current is 
assessed in Section V, considering a pole-to-pole DC fault at 
the DC-link node in a three-terminal HVDC system. Section 
VI discusses the size of passive components in the protection 
structures and the extension to a meshed DC network. Finally, 
Section VII presents the conclusions of the study. 
II.  CONSIDERATION OF DC FAULT-TOLERANT OPERATION 
The aim of this study is to ensure continuous operation of 
the healthy parts of a radial multi-terminal HVDC system 
during a DC fault. Fig. 1 shows the three-terminal HVDC 
system considered. All converter stations are modeled as HB-
MMCs using modified average models [7-9, 23]. The system 
parameters are listed in Table I. The SM capacitor energy per 
MVA is around 30kJ/MVA, which is in line with the value of 
30-40kJ/MVA suggested by ABB in [24]. Station S1 regulates 
the DC voltage of the DC network, with unity input power 
factor, while S2 and S3 inject rated active powers P2 and P3 
into AC grids G2 and G3, also at unity power factors. 
For symmetric monopole HVDC system considered in this 
study, a pole-to-ground DC fault exposes DC cables and 
converter transformers to DC stresses, but does not impose 
significant risk in terms of converter over-currents. Hence only 
pole-to-pole DC faults are considered. 
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Fig. 1.  Radial three-terminal HVDC transmission system. 
  
TABLE I 
Nominal Parameters of the Modeled Test System 
PARAMETER NOMINAL VALUE 
DC-link voltage ±320kV 
Power rating of stations S1, S2 and S3 1200MW, 600MW, 600MW 
Number of SMs per arm 304 
SM capacitor voltage 2.105kV 
Equivalent capacitance per arm of 
stations S1, S2 and S3 
30.5µF, 15.3µF, 15.3µF 
Arm inductance 0.05pu 
Number of DC cable pi sections 10 
R, L and C of Cable 1 10PNP, 1.5mH/km, 0.27µF/km 
R, L and C of Cable 2  20PNP, 1.3mH/km, 0.19µF/km  
R, L and C of Cable 3 20PNP, 1.3mH/km, 0.19µF/km 
 
TABLE II 
Time Interval between Fault Initiation and DC-link Voltage Falling below 
0.8pu in the System of Fig.1 during a Pole-to-Pole DC Fault 
TIME INTERVAL FAULT LOCATION 
T1 T2 T3 O 
ts1 (for Station S1) 0ms 4.0ms 4.0ms 1.7ms 
ts2 (for Station S2) 4.4ms 0ms 4.8ms 2.3ms 
ts3 (for Station S3) 4.4ms 4.8ms 0ms 2.3ms 
to   (for DC-link node O) 2.1ms 2.5ms 2.5ms 0ms 
The time intervals between fault initiation and DC-link 
voltage falling below 0.8pu are measured and listed in Table II. 
0.8pu is chosen as the converters are likely to experience over-
current once their DC voltages fall below this level. In order to 
eliminate the influence of converter active control on fault 
propagation, all of the stations are blocked immediately after 
the fault. Respective permanent pole-to-pole faults are applied 
at the terminals of the three stations and at the DC-link node. 
When the fault is applied, the voltage at the fault location 
drops to zero immediately and the corresponding fault time 
interval at the fault location is zero. As shown in Table II, a 
fault at the DC-link node propagates most quickly to the other 
terminals, taking only 1.7ms for the DC-link voltage of station 
S1 to drop to 0.8pu. Hence, for the studied three-terminal 
HVDC system, a pole-to-pole DC fault at the DC-link node is 
the most serious challenge to continuous operation of the 
healthy parts of the network, and is therefore considered in this 
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paper. 
To ensure continuous operating of the healthy DC network, 
a fault at the DC-link node must be isolated within 1.7ms for 
the studied system which is beyond the capability of any 
mechanical DCCBs and even hybrid DCCBs. Therefore, in 
order to achieve continuous operation of the healthy network 
without converter blocking, it is necessary that the fault 
propagation times are increased to match the operating speed 
of the used DCCBs, e.g. mechanical type. Additional passive 
elements are therefore first considered to delay the fault 
propagation.  
To avoid converter blocking, the magnitude of the fault 
current flowing through the IGBTs must not exceed their 
current limit. Maximum fault current in the converter arms is 
therefore used to indicate whether or not a converter can ride-
through the fault [25]. In this paper, maximum arm current is 
set at 2pu [10], and the mechanical DCCBs are modelled with 
10ms opening time [26, 27]. 
III.  FAULT CURRENT ANALYSIS 
In order to avoid converter blocking, the current in the 
converter arms must be within their safe operating limits. This 
section describes the characteristics of converter current (in 
particular, its DC component) during a DC fault. 
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Fig. 2.  Equivalent circuit for one converter phase during continuous 
operation without converter blocking. 
A.  Converter Fault Current during Continuous Operation 
Once a DC fault occurs, the MMCs on the remote sides of 
the DC network continue operating. The generated upper and 
lower arm voltages are 
  2u DC refv V v   (1) 
  2l DC refv V v   (2) 
where vref is the reference AC output voltage of the MMC, VDC 
is the rated DC voltage, and u and l refer to the upper and 
lower arms. 
Assuming the MMC terminal voltage drops to vT (vTVDC) 
after the DC fault, the voltages between A and G (vAG), and C 
and G (vCG), as shown in Fig. 2, can be expressed as 
    2 2AG T u ref DC Tv v v v V v      (3) 
     2 2.CG T l ref DC Tv v v v V v       (4) 
As a result, the AC output voltage vBG, and the upper and 
lower arm inductor voltages can be approximated as  
   2BG AG CG refv v v v    (5) 
    2 2.Lu Ll AG CG DC Tv v v v V v       (6) 
Equation (5) shows that the MMC can generate the required 
AC voltages in the short time after fault initiation, and thus, the 
AC current can still be controlled. However, during a 
pole-to-pole DC fault that results in significant reduction of the 
converter DC terminal voltage vT, large DC voltages will be 
generated across the arm inductors if the MMC continues to 
generate the same DC voltage as it would under normal 
operation. Consequently, high DC fault current will be 
produced in the converter arms. Fig. 3 (a)-(c) show the 
simulated currents in the upper arm, and the DC and AC sides 
of an MMC during a remote DC fault, where the MMC 
continues operating without blocking. As the arm current is the 
sum of one third of the total DC current and half of the AC 
current, it can be observed from Fig. 3 that during the DC fault, 
the increase in the arm currents is mainly due to the increased 
DC components shown in Fig. 3 (b), while the AC components 
of the arm currents are still well regulated during the fault as 
shown in Fig. 3 (c). 
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Fig. 3.  Current waveforms during a pole-to-pole DC fault: (a) upper arm 
currents, (b) DC current, and (c) three-phase AC currents. 
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Fig. 4.  SM capacitor discharging circuit. 
B.  DC Components in Arm Currents 
To analyse the behavior of the DC component in the fault 
arm current during continuous operation, each phase of the 
MMC can be represented by the phase capacitor Cp in series 
with inductance Lp and resistance Rp, as shown in Fig. 4. 
Considering the total number of SMs per arm is Narm and all 
the SM capacitors are discharged equally due to the capacitor 
voltage balancing control, the equivalent phase capacitor Cp, 
and Lp and Rp shown in Fig. 4 are expressed as 
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 2 , 2 , 2p SM arm p arm p armC C N L L R R    (7) 
where CSM is the capacitance in each SM, and Larm and Rarm are 
the inductance and resistance of the arm reactor. The sum of 
SM capacitor voltages per arm is vc and the DC offset of the 
produced arm voltage is vc/2. Thus the total DC voltage seen 
across the upper and lower arms in each phase is vc. It is 
assumed here that the initial value of vc is the rated DC voltage 
VDC. 
According to the equivalent circuit shown in Fig. 4, the 
fault arm current flowing through the switching devices can be 
derived as 
 1( ) sin( )
2
t
DC T
f f
f arm
V v
i t e t
L
W ZZ
  (8) 
where 1
2 arm
arm
L
R
W  , 20 2
1
1
fZ Z W  , and 0
1
2
arm
arm SM
N
L C
Z  . 
Assuming the SM capacitor voltages remain balanced 
during the fault, they can be expressed as 
 1
2 2
1
1
( ) 1 sin( )
t
DC T T
SM f
arm f arm
V v v
v t e t
N N
W Z DW Z
     (9) 
where  1arctan fD W Z . 
It can be seen from (8) that, in order to reduce the fault 
current during continuous operation, terminal voltage vT needs 
to be maintained as high as possible. Passive components are 
thus connected in the DC-link node to reduce the fault currents 
by maintaining the terminal voltage at a high value, as will be 
detailed in Section IV. 
C.  Active Control of DC Fault Current 
Fault arm and DC-link currents can also be reduced by 
regulating the voltage vc, i.e. the total DC voltage produced by 
the upper and lower arms in each phase. Therefore, in order to 
reduce the DC fault current, the DC components of the arm 
voltages need to be reduced accordingly during the fault. 
Based on this observation, active control of fault current is 
proposed where the DC components of the arm voltages are 
dynamically controlled during a fault to ensure maximum arm 
current is not exceeded. 
As the HB SMs cannot generate negative voltage, the DC 
component of the arm voltage, vDC, obtained from the 
proposed active fault current controller must meet the 
requirement defined in (10) to guarantee that the arm voltages 
are positive. 
 2DC DC refV v vt t . (10) 
As the DC voltage produced by the MMC is now vDC, 
according to (5) and (6) the AC output voltage vBG and the 
voltages across the upper and lower arm inductors can be 
approximated as  
   2BG AG CG refv v v v    (11) 
    2 2.Lu Ll AG CG DC Tv v v v v v       (12) 
It can be seen from (12) that the proposed active control of 
fault current does not impact on the AC current control as the 
converter can still generate the required AC voltage. 
Comparing (12) to (6), the following equation can be derived  
    2 2DC T DC Tv v V v  t   . (13) 
Equation (13) indicates that the voltages across the arm 
inductors can be reduced by the proposed active control, 
yielding smaller fault currents.  
The block diagram of the proposed active fault current 
control scheme is shown in Fig. 5. As the MMC DC fault 
current increases due to a DC fault, the PID controller is 
effectively used to limit the DC fault current by regulating 
(reducing) the DC components of arm voltages. The DC 
components of the arm currents are obtained by subtracting 
half of the AC current iabc from the arm current iu. The 
resulting difference term if is used as feedback to the PID 
controller.  
+
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+
+
++
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Fig. 5.  Proposed active control of DC fault currents for MMCs. 
During normal operation, the input of the PID controller is 
limited at zero by the µdead zone¶ block such that the DC 
components of the arm voltages are at their rated values. If the 
fault current magnitude falls outside the predefined dead band, 
the PID controller output starts to increase from zero to 
dynamically regulate the DC components of the arm voltages 
to reduce the fault current. Note that the dead band needs to be 
properly set such that the active controller can be enabled 
quickly following a fault, whilst avoiding false triggering 
under normal operation. 
IV.  PROTECTION STRUCTURES AT THE DC-LINK NODE 
In the event of a DC cable fault, e.g. Cable 3 in Fig. 1, it is 
desirable that the converters connected to the healthy cables 
(i.e. S1 and S2) can continue operating without disruption. This 
requires that there is no over-current in converters S1 and S2 
during the fault period until DCCBs are used to isolate faulty 
Cable 3 from the rest of the DC network. If slow mechanical 
DCCBs are used, it is necessary to slow fault propagation and 
to limit the current rise in S1 and S2, as previously described. 
A.  Protection Structure Configurations 
As shown in Fig. 6, mechanical DC circuit breakers BPi/BNi 
(i=1, 2 and 3) and DC inductors LPi/LNi are connected in series 
at the positive/negative DC-link node. The other ends of LPi 
and LNi are connected to station Si through Cable i. Compared 
to the structure as shown in Fig. 6 (a), an additional DC 
capacitor is connected at the DC-link node to provide energy 
to support the DC-link voltage, as demonstrated in Fig. 6 (b). 
When the DC fault is applied at Cable 3, the corresponding 
DCCBs, BP3 and BN3, are commanded to open once the fault is 
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detected, whereas the other mechanical DCCBs connecting the 
healthy branches remain closed in order to continuously 
transfer power. The selection of the correct DCCBs to open 
can be achieved by measuring the fault current directions at the 
DC-link node [22, 25, 28, 29]. 
The proposed active fault current control and protection 
structures do not depend on the detailed structure of DCCB. 
Apart from mechanical DCCBs, other types of DCCBs, e.g. 
the hybrid DCCB, can also be used in this study. If faster 
DCCB is used, the required additional DC inductance and 
capacitance in the protection structure can be reduced 
significantly (discussed in Section VI). Thus only the opening 
time of DCCB is critical to this study and is considered in this 
paper. This assumption has been used in [22], where the solid-
state and hybrid DCCBs were both modelled as ideal switches 
and the difference is only on the opening times. 
BP1 BP2LP1 LP2
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LN1 LP2
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±
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(a) Combined inductance L and mechanical DCCB 
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(b) Combined inductance L, capacitance C and mechanical DCCB 
Fig. 6.  Protection structures connected to the DC-link node. 
RSmo LSmo
CPmo
RPmo
A0
Metal-oxide surge arrestor
Mechanical switch
RSn CSn
Sw
 
Fig. 7.  Detailed model of mechanical DC circuit breaker where the metal-
oxide surge arrestor is modeled as the physical model as presented in [30]. 
The DCCB in this study is modeled as a mechanical switch 
with an opening time of 10ms. A metal-oxide surge arrester is 
connected in parallel with each mechanical switch to absorb 
the energy in the DC line and to protect the DCCB against 
over-voltages. The detailed DCCB model in the 
MATLAB/Simulink
®
 environment is shown in Fig. 7. The 
mechanical switch is represented by an ideal switch Sw in 
parallel with a series RC snubber circuit (resistor RSn and 
capacitor CSn). The switch Sw is controlled by a gate signal 
with a small on-state internal resistance while the off-state 
resistance is infinite. The metal-oxide surge arrestor is 
modeled as the physical model as presented in [30] where the 
non-liner resistance A0 is paralleled with the leakage resistance 
RPmo and parasitic capacitance CPmo and then is connected in 
series with resistance RSmo and inductance LSmo. The DCCB 
model used in the paper should provide enough details for the 
type of studies carried out in the paper.  
B.  Influence of Protection Structures on Fault Currents 
The simulated scenario assumes a permanent pole-to-pole 
DC fault at Cable 3 at time t=1s, as shown in Fig. 6. This is the 
most serious fault case for the continuous operation of stations 
S1 and S2. As previously described, the mechanical DCCBs 
isolate the fault 10ms after fault detection. Station S3 is 
blocked due to over-current, while S1 and S2 remain 
operational. The diodes in S3 are protected using bypass 
switches to avoid being damaged from high fault current and 
ACCB is used to isolate the converter from connected AC 
network [5-9]. 
Taking the structure shown in Fig. 6 (a), that combines 
inductances L with mechanical DCCBs, as an example to 
illustrate the influences of passive components on fault current, 
Fig. 8 shows the DC equivalent circuit of a healthy station 
where the DC-link node is represented by DC inductor Lo in 
series with resistor Ro. The DC cables are modelled as a pi 
section, whilst the converter station is simplified as the series 
connection of Cs, Ls and Rs where 
 6 , 2 3, 2 3.s SM s arm s armarmC C N L L R R    (14) 
Ls
Cs
Rs
+
±vCs is
Lca Rca
Cca1
+
±
vT Cca2
Lo Ro
DC cable DC-link nodeStation
ica io
 
Fig. 8.  Equivalent circuit of a healthy station for polo-to-pole DC fault 
applied at DC-link node. 
Connecting DC inductors to the station terminals can 
increase the short-circuit impedance, yielding relatively low 
fault currents, especially for the station connected with the 
fault branch. However, it is not an effective approach for 
maintaining the terminal voltage of the healthy stations, as 
only the discharge of the equivalent converter station 
capacitance Cs is affected. In contrast, adding inductors at the 
DC-link node means that capacitors Cs, Cca1 and Cca2 are all 
discharged through the DC-link inductor, and therefore, it is 
more effective in maintaining the terminal voltage vT of the 
healthy stations and reducing their fault currents. 
Fig. 9 presents the peak fault arm currents and the minimum 
DC voltages (measured at T1 as shown in Fig. 1) for station S1 
as the DC-link node inductance and DCCB opening time are 
varied. It can be seen that increasing the inductance and/or 
reducing the DCCB opening time reduce the peak value of the 
fault arm current and improve (increase) the minimum DC 
voltage for the healthy station. 
For 10ms DCCB opening time, adding inductance of 
500mH at the DC-link node reduces the peak fault arm current 
from 10kA to 3.5kA, and increases the minimum DC voltage 
from 280kV to 535kV. However, larger inductors incur 
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increased cost, weight, power loss, etc. Therefore, the tradeoff 
between performance and cost, etc. must be considered 
carefully when tuning the DC-link node inductances. If the 
mechanical DCCB is modeled with 5ms opening time as 
suggested in [26] and [27], the fault arm current peak is 
reduced significantly and the minimum DC voltage remains 
higher. 
To simplify the analysis, all inductances at the DC-link 
node are set to the same value. In practical systems, the 
DC-link node inductances may have different values for the 
different cables that may be specified according to the rated 
power and current of the relevant converter stations, etc.  
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Fig. 9.  Peak values of fault arm currents and minimum DC voltages with the 
variation of DC-link node inductance and different DCCB opening times: (a) 
peak fault arm current, and (b) minimum DC voltage. 
C.  Comparison of the Two Proposed Protection Structures 
The difference between the two protection structures shown 
in Fig. 6 is on the capacitor connected at the DC-link node, 
which can provide additional energy to support the DC-link 
node voltage following a fault, so that station terminal voltage 
can be maintained and fault current magnitude reduced. 
For the structure of Fig. 6 (a) that combines inductance L 
with a mechanical DCCB, application of a pole-to-pole DC 
fault at t=t0 results in the immediate reduction of DC-link node 
voltage vo from VDC to 2VDC/3, whilst the rated DC voltage is 
shared between the DC inductors at the DC-link node 
immediately following the fault, as shown in (15) and (16). 
 0 0( ) , ( ) 2 3o DC o DCv t V v t V    (15) 
 1 0 3 0 3 0 2 0( ) ( ) ( ) ( ) 2.L L L L DCv t v t v t v t V        (16) 
The voltages across LP1, LN1, LP2 and LN2 increase from 0 to 
VDC/6 immediately, as shown in (17). 
 1 0 2 0 1 0 2 0( ) ( ) 0, ( ) ( ) 6.L L L L DCv t v t v t v t V         (17) 
Due to the parallel connected capacitor in the structure of 
Fig. 6 (b), the DC-link node voltage cannot change instantly 
and must remain the same at instants t0- and t0+ so that  
 0 0( ) ( ) .o o DCv t v t V    (18) 
DC inductor LP3/LN3 supports the rated DC voltage at the 
instant following the fault, so that  
 3 0( ) 2.L DCv t V   (19) 
 
As shown in (20) below, the voltages across DC inductors 
LP1, LN1, LP2 and LN2 are zero at t0+ and increase until the fault 
is isolated by mechanical DCCBs BP3 and BN3. 
 1 0 1 0 2 0 2 0( ) ( ) ( ) ( ) 0L L L Lv t v t v t v t       ا 6.DCV  (20) 
For the structure of Fig. 6 (b), the initial voltages across LP1, 
LN1, LP2 and LN2 immediately following the fault are much 
lower than for the structure of Fig. 6 (a). As a result, the 
increase in the fault current flowing through DCCBs BP1, BN1, 
BP2 and BN2 is slower. 
Fig. 10 shows the voltages across the DC inductors in the 
two proposed protection structures. Prior to the fault, all the 
inductor voltages are approximately zero. As shown in Fig. 10 
(a), after the fault is applied at t=1s the inductor voltages in the 
structure of Fig. 6 (a) step to 107kV, -107kV and 213kV 
respectively, which are in good agreement with (16) and (17). 
For the structure of Fig. 6 (b), voltage vL3 is 320kV whilst 
inductor voltages vL1 and vL2 increase from 0 after the fault, as 
shown in Fig. 10 (b). 
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(a) Combined inductance L and mechanical DCCB 
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(b) Combined inductance L, capacitance C and mechanical DCCB 
Fig. 10.  Voltages across the inductors at the DC-link node. 
Compared with the structure of Fig. 6 (a) with additional 
inductance only, the structure with additional inductance and 
capacitance shown in Fig. 6 (b) can better support the DC-link 
node voltage after the fault, thereby reducing the fault currents 
in the converters. However, this benefit is at the expense of 
higher capital cost and higher fault current for the DCCBs 
connected to the faulty branch, when compared with the 
structure shown in Fig. 6 (a).  
V.  PERFORMANCE EVALUATION 
A.  Continuous Operation without Active Fault Current 
Control 
Continuous operation of the healthy parts of the network in 
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the event of a DC fault at one DC branch is assessed using the 
multi-terminal HVDC model defined in Fig. 1 and Table I, in 
the MATLAB/Simulink
®
 environment with a sample time of 
5µs. The simulated scenarios are identical to those discussed 
in Section IV B. The two proposed protection structures 
shown in Fig. 6 are tested and the results are compared. 
    1)  Combined inductance L and mechanical DCCB  
The results for inductance L=500mH are shown in Fig. 11. 
As shown in Fig. 11 (a), (b) and (f), after the DC fault the 
minimum DC voltage of S1 is approximately 0.84pu (535kV) 
whilst the peak fault arm current in S1 is limited to 1.5pu 
(3.5kA), which is lower than its maximum current threshold of 
2pu. The peak fault arm current in station S2 is 1.4pu (1.5kA), 
and is lower than that in S1 due to the larger short-circuit 
impedance (longer cable) and smaller initial current, as shown 
in Fig. 11 (c) and (d). 
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Fig. 11.  Simulated waveforms during continuous operation, for a DC fault at 
t=1s using the combined inductance L and mechanical DCCB protection 
structure: (a) upper and (b) lower arm currents of station S1, (c) upper and 
(d) lower arm currents of station S2, (e) DC current, and (f) DC terminal 
voltage. 
Once station S3 and Cable 3 are isolated, the healthy parts 
of the network (S1, S2, Cable 1 and Cable 2) can resume 
normal operation. The steady-state DC current in S1 is thus 
reduced from 2kA to 1kA, and is balanced by current flow of -
1kA in S2, as shown in Fig. 11 (e). 
The DC terminal voltage vT3 of station S3 is shown in Fig. 
12, where vT3 oscillates following the pole-to-pole DC fault 
and drops to zero eventually. The opening of mechanical 
DCCBs BP3 and BN3 does not expose S3 to significant over-
voltage. 
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Fig. 12.  DC terminal voltage of station S3 which is connected with the fault 
branch. 
The current and voltage stresses of the inductors at the DC-
link node are shown in Fig. 13 and Fig. 10 (a) respectively. As 
breaker BP3 is connected to the faulty branch at the DC-link 
node, the fault current flows through the mechanical switch 
until the switch opens at around t=1.01s. The current 
previously flowing through the switch is then commutated into 
the surge arrestor and drops to zero at around t=1.035s. As 
seen, the voltage across the circuit breaker is limited without 
exposing to significant over-voltage. The current dropping rate 
following the opening of the mechanical switch is lower than 
the current increasing rate after the fault is applied.  
Due to the series connection of DCCB and DC inductor, the 
DCCBs BP1, BP2 and BP3 share the same currents with DC 
inductors LP1, LP2 and LP3 respectively, as shown in Fig. 13.  
The corresponding voltages across the DC inductors Lp1, 
Lp2 and Lp3 have been demonstrated in Fig. 10 (a). As V=Ldi/dt, 
it can be seen that the Ldi/dt is limited to 150kV following the 
opening of the mechanical switch, being much lower than that 
at fault initiation (213kV). This benefits from the voltage 
limitation function provided by the parallel-connected surge 
arrestor. 
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Fig. 13.  Currents of the inductors at the DC-link node combined inductance 
L and mechanical DCCB. 
Fig. 14 shows the waveforms of breaker BP3 connected on 
the faulty branch at the DC-link node. At around t=1.01s when 
the switch opens, the current flowing through the mechanical 
DCCBs reaches the peak of 4.4kA, as shown in Fig. 14 (a). In 
Fig. 14 (b), the voltage across the circuit breaker is lower than 
480kV. Only circuit breaker BP3 opens after the fault while BP1 
and BP2 continue to transfer power between stations S1 and S2. 
As a result, the voltages of the surge arrestors in BP1 and BP2 
are around zero and they do not absorb energy during the fault. 
All the opening energy is absorbed by the surge arrestor in BP3 
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and this energy is around 21MJ, as shown in Fig. 14 (c).  
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Fig. 14.  Waveforms of DC circuit breaker BP3 at DC-link node: (a) current, 
(b) voltage, and (c) absorbed energy. 
    2)  Combined L, C and mechanical DCCB  
For this study, the same inductance of 500mH is used and 
the capacitance is set at 50µF. The simulation results show that 
the protection structure with additional capacitance can further 
improve performance. Peak fault arm currents are reduced by 
14%, whilst the minimum DC voltage at station S1 is increased 
by 4%, when compared to the other protection structure. 
However, this is achieved at the expense of an additional high-
voltage DC capacitor, and the resulting comparative increase 
in capital cost. 
For both scenarios, even under the most severe pole-to-pole 
DC fault conditions and using mechanical DCCBs, the healthy 
parts of the network can continue to operate without being 
subjected to significant fault currents. Shutdown of the entire 
multi-terminal HVDC system is thus avoided.  
B.  Active Control of DC Fault Currents  
In this simulation scenario, 500mH inductors are connected 
to the DC-link node and a pole-to-pole DC fault is applied at 
the location shown in Fig. 6 (a). As the purpose of the study is 
to investigate the peak current 10ms after fault detection and to 
avoid the influence caused by transients, no DCCB opening is 
simulated and only the voltage and current waveforms during 
the first 15ms following the fault are shown. In the simulation, 
the fault is applied at t=0.2s. 
Fig. 15 compares system performance during the fault, with 
and without the proposed active control strategy. In the initial 
stages of the fault, the fault current magnitude is still within the 
predefined dead band and the active controller does not act. 
Thus the conventional and the active control strategies both 
exhibit the same DC-link fault current. When the fault current 
reach the dead band limit, the active controller acts to suppress 
the fault current, as shown in Fig. 15 (a).  
By regulating the DC components of the arm voltages, the 
proposed active control strategy reduces the DC components 
in the fault arm currents. This implies that SM capacitor 
discharge current is reduced and capacitor voltage can be 
maintained at a higher value during the fault, as shown in Figs. 
15 (b) and (c). This characteristic improves the controllability 
of the converter and reduces current and voltage oscillations 
during system restoration following fault isolation. As the SM 
capacitors provide less energy to the DC side, the terminal 
voltage under active control is slightly lower than that with 
conventional control, as shown in Fig. 15 (b). The ability of 
the proposed active control strategy to regulate the DC 
components of the fault currents means that peak arm current 
15ms after the fault is reduced from 1.7pu (4kA) to 1.4pu 
(3.2kA), as shown in Fig. 15 (c) and (d). 
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Fig. 15.  Comparison of conventional and the proposed active control 
strategies: (a) DC current, (b) arm capacitor voltages under conventional 
control, (c) arm capacitor voltages under active control, (d) DC terminal 
voltage, (e) arm currents under conventional control, (f) arm currents under 
active control, and (g) three-phase AC currents under active control. 
As the HB SMs are incapable of generating negative 
voltages, the proposed active control strategy cannot suppress 
the fault currents to zero. Fault currents can still, however, be 
reduced significantly. With the same peak current during the 
fault, the size of the passive components can be reduced by 
adopting the proposed active control, yielding lower capital 
cost and reduced volume. In the preceding scenario, the 
inductances in the DC-link node can be reduced from 500mH 
to 325mH by adopting the active control strategy, whilst the 
peak arm current is maintained at 1.7pu. 
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VI.  DISCUSSION 
A.  Consideration of Passive Component Size 
With 500mH inductance at the DC-link node, the fault arm 
current is limited to 1.5pu, as shown in Fig. 11. When the DC 
inductance is reduced to 270mH, illustrated in Fig. 9, the fault 
arm current is still slightly lower than the threshold of 2pu 
(4.7kA). Another reason of requiring relatively large 
additional passive components is the long opening time of 
mechanical DCCB (10ms) considered in this paper. If the 
mechanical DCCB has 5ms opening time as suggested in [26] 
and [27], the DC inductance can be reduced from 270mH to 
120mH. Additionally, the inductances at the DC-link node can 
be reduced further from 120mH to 70mH by adopting the 
proposed active control strategy, whilst the peak arm current is 
limited to 2pu. The DC-link node inductance of 70mH is in the 
similar range as the typical values of smoothing reactors in line 
commutated converter (LCC) HVDC [31, 32] and VSC 
HVDC systems [33, 34]. These factors reduce the DC 
inductance significantly, which makes the proposed scheme 
more applicable to potential offshore HVDC project where the 
volume requirement for DC reactor is critical. 
Similar with the DC inductance mentioned previously, the 
DC capacitance at the DC-link node can also be significantly 
reduced by using mechanical DCCB with shorter opening time, 
relatively higher fault current and the proposed active control 
of DC fault current.  
B.  Extension to Meshed DC Network 
The paper focuses on the DC protection of radial multi-
terminal DC network where the simplest three-terminal system 
is taken as an example to illustrate the proposed approach. 
However, the proposed novel active control of DC fault 
current is universal and can be used for all the MMC stations, 
including that in a meshed DC network. Additionally, the 
modified DC fault protection structure can be used in meshed 
HVDC systems, as illustrated in Fig. 16, where both ends of 
each cable are equipped with the series connection of 
mechanical DCCB and additional DC inductance. 
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Fig. 16.  Meshed three-terminal DC network incorporated with additional DC 
inductance and mechanical DCCB. 
VII.  CONCLUSION 
This paper proposes the use of mechanical DCCBs 
combined with additional passive components and novel 
converter control to ensure continuous operation of the healthy 
part of an HVDC network during a DC fault. Two protection 
structures, comprising inductance L and a mechanical DCCB, 
and inductance L, capacitance C and a mechanical DCCB, 
connected to the DC-link node are proposed. The passive 
components in the DC-link node slow fault propagation, 
resulting in relatively high DC terminal voltages at the 
converters connected to the healthy DC network and reduced 
fault currents. Active converter control for reducing DC fault 
currents by dynamically regulating the DC components in the 
arm voltages is proposed. Simulation results show that 
continuous operation can be achieved, avoiding shutdown of 
the entire multi-terminal HVDC system. The proposed 
protection structures and active control of DC fault current 
provide an attractive approach with low power loss and cost, 
and high robustness and system availability for application in 
future multi-terminal HVDC systems.  
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